ABSTRACT
INTRODUCTION
Multilevel power converter is a generic term applied to power converters with topologies capable of synthesizing multi-tier voltage waveforms and processing high voltage by means of series connection of active devices to many discrete DC voltage sources. Ingenious interconnection of power devices to split DC rail increase the voltage handling capability of these converters for given power devices. The multilevel inverter [MLI] is used for high voltage and distortion, high power quality waveforms, lower switching frequency and losses, higher efficiency, reduction of dv/dt stresses. Because of the above characteristics, it have a possibility of working with low speed semiconductors if its comparison with the two-level inverters. Many number of MLI topology are available but most popular MLI topology is Diode Clamped, Flying Capacitor and Cascaded Multilevel Inverter. Radan, et al. [1] introduced an evaluation of carrier based PWM methods for multi level inverters. José, et al. [2] proposed multilevel voltage source converter topologies for industrial medium voltage drives. McGrath and Holmes [3] introduced a general analytical method for calculating inverter dc link current harmonics. Palanivel and Dash [4] proposed multicarrier pulse width modulation methods based three phase cascaded multilevel inverter including over modulation and low modulation indices. Pan and Peng [5] introduced a sinusoidal PWM method with voltage balancing capability for diode clamped five level converters. Konstantinou and Agelidis [6] deal with a performance evaluation of half bridge cascaded multilevel converters operated with multicarrier sinusoidal PWM techniques. Al-Judi, et al. [7] deal with a modified cascaded multilevel inverter with reduced switch count employing bypass diodes. Rokan, et al. [8] made a new multilevel inverter topology with reduced number of switches. Suroso and Toshihiko [9] discussed a multilevel voltage-source inverter using h-bridge and two level power modules with a single power source. Bayat and Babaei [10] a new cascaded multilevel inverter with reduced number of switches. Ho-Dong, et al. [11] multi-level inverter capable of power factor control with dc link switches.
MULTILEVEL INVERTER
In this work a new topology of multilevel inverter is introduced. The basic operation can be described as sequential stacking of a number of DC voltage source stages which depends on certain time of operation that one stage is stacked (forward or reverse) or bypassed.
The order of numbering of the switches for R -phase is Sa1, Sa2, Sa3, Sa4, Sa5, Sa6 and Sa7.
This circuit does not have a capacitor and diode. The voltage levels of the outputs are 4Vdc, 3Vdc, 2Vdc, Vdc, 0, -Vdc, -2Vdc, -3Vdc, -4Vdc. Fig.1 shows a three phase five switch per phase seven level inverter. The operation of a multilevel inverter is concerned with comparison of carrier and reference wave. MLIs also have some issues such as necessitate a big number of semiconductor switches which increases as the number of steps/levels increases. If the levels of the steps increase the design will be multifarious for synchronous gate drivers for different levels. The order of numbering of the switches is Sa1, Sa2, Sa3, Sa4 and Sa5. This circuit does not have a capacitor and diode. So price tag of the circuit is low compared to the conventional circuit. Fig.1 (a) shows the construction of signal from the block diagram. For an m level inverter, m-1 carriers are used. All carriers having same frequency fc and same peak-to-peak amplitude Ac which are disposed such that the bands they occupy overlap each other. Fig. 2 shows a sample SIMULINK model developed for chosen multilevel inverter. The amplitude of the reference wave is Am and frequency is fm, which are centered in the middle of the carrier signals. The frequency ratio mf is defined in the carrier overlapping method as follows:
This paper focuses on five SPWM strategies. They are: PDPWM, PODPWM, APODPWM, VFPWM and COPWM. (m -1) carrier waveforms are arranged so that every carrier is in phase. Fig.3 shows the modulating and carrier waveform for PDPWM strategy.
The carriers are in phase across all the bands. For this technique, significant harmonic energy is concentrated at the carrier frequency but since it is a co-phasal component, it doesn't appear in the line-to-line voltage.
The frequency modulation index 
PODPWM Strategy
This method is same as PDPWM but carrier establishment is different. The carriers are uniformly divided into two groups based on positive/negative average levels. In this type the two groups are opposite in phase with each other while remaining in phase surrounded by the group. With this method, the most significant harmonics are centered as side bands around the carrier.
Formula for ma and mf are same as that of PDPWM strategy.
. 
VFPWM Strategy
This method is one of the PWM techniques and it is same as PDPWM but intermittent carrier having different frequency compare to upper and lower carrier. 
SIMULATION RESULT
The three phase chosen seven level inverter is modelled in SIMULINK using power system block set. Switching signals for MLI are developed using sinusoidal PWM techniques discussed previously. Simulation is performed for different values of ma ranging from 0.97 -1. The corresponding %THD values are measured using FFT block and they are shown in Tables 3.   Next table displays (e) Among the five strategies APODPWM and PODPWM contain minimum harmonic energy whereas least number of harmonics exists in APODPWM strategy.
(f) Among the various PWM strategies, APODPWM contain relatively minimum harmonic energy with the least number of dominant harmonics.
The following parameter values are used for simulation: Vdc=110V, fc=2000Hz, fm=50Hz and R (load) = 100 ohms Fig-9 .FFT spectrum for PDPWM technique Table 5 shows FF for all modulating indices. Table 6 displays CF for all chosen modulating indices. Table 7 displays DF for all chosen modulating indices. The result indicate that appropriate strategies have to be employed depending on the performance measure required in a particular application of MLI based on the criteria of output voltage quality (Peak value of the fundamental, THD and dominant harmonic components).
